Á¦Ç°¼Ò°³
¤ýÀÚ¼¼ÃøÁ¤ÀåÄ¡, IMU, GPS/INS
¤ý°í¼º´É MEMS °ü¼º ¼¾¼­, ½Ã½ºÅÛ ¹× ÅëÇÕ GPS
¤ý°íÃâ·Â ¹«¼± ÁõÆø±â
¤ýGNSS ½Ã¹Ä·¹ÀÌÅÍ, GNSS Test & Software Receiver
¤ýIP Core Á¦Ç°
Cable
 
- DVB-C J83 demodulator
- DVB-C J83 modulator
- Multi-channel DVB-C J83 modulator
- J83 A,B,C and DVB-C FEC
- Multi-channel DVB-CJ83 FEC encoder
Codecs
Terrestrial
Satellite
General
¤ýÅë½ÅÄÉÀ̺í Æ÷¼³Àåºñ
¤ý½Ç³» À§Ä¡(ÃøÀ§) ÃßÀû ½Ã½ºÅÛ
¤ý¹«¼± µ¥ÀÌÅÍ Àü¼Û ½Ã½ºÅÛ
¤ý¼ö¼Ò ¸ÞÀÌÀú, ¼ö¼Ò ½Ã°è
¤ýGPS ½Ã°¢µ¿±âÈ­ Àåºñ
¤ýÃÊÁ¤¹Ð ½Ã°£ ÁÖÆļö Àåºñ
¤ý´ÙÁ߸ðµå¿ë Telemetry ¼Û/¼ö½Å±â
¤ýFilter Connector
  Global Partners
Exclusive Representative Contract
with Global Companies
IP Core Á¦Ç° > Cable > Multi-channel DVB-CJ83 FEC encoder
 

Multi-channel DVB-C/J83 FEC encoder

Product code: CMS0044

The Commsonic CMS0044 J.83abc/DVB-C Cable FEC Encoder combines all of the channel coding and Forward Error Correction functions specified by DVB-C and by J83 Annexes A B and C. It is designed to interface to external modulators or advanced upconverting DACs such as the Analog Devices AD9789.

The CMS0044 includes functions for framing, scrambling, interleaving, Reed-Solomon coding, trellis coding, and QAM mapping.

The multi-channel encoder uses a common transmission mode, so symbol timing is common for all channels. The encoder may be built with individual interleave modes, as this does not impact data symbol timing. However, this requires more memory bandwidth.

Also see:


Block diagram


Click on diagram to enlarge


Downloads

Release note
Technical data brief, 24th February 2009 (274 kB)
IP Guide, 5th May 2009 (782 kB)
Altera megacore, v0.1.4 (37.13 MB)

E-mail me when these downloads are updated

Standards compliance

  • DVB-C EN 300 429
  • ITU J83 Annexes A/B/C
  • DOCSIS 1.x/2.0/3.0

  • Features

  • On/off -chip interleaver memory.
  • Mapped/unmapped symbol data outputs
  • Single or multiple channels per core.
  • Single or multiple standards per core.

  • Inputs

  • Standard MPEG Transport Streams.
  • NULL packet insertion and PCR correction.
  • Optional PRBS TS packet insertion.
  • On-air TS rate reference clock.
  • TS input and output rate estimation.
  • NULL TS packet removal/filtering.
  • Automatic TS re-synchronisation.
  • Cypress/Gennum ASI interface.
    Seamless integration with Altera ASI megacore.

  • Outputs

  • External AD9789 interface

  • Implementation

  • Single external clock source.
  • Optimised for Xilinx and Altera.

  • Plug-ins / Extensions

  • ASI/SPI interface with TS PCR rate adaptation.
  •